If you’re willing to sacrifice the clock speed it’s possible. One of the issues will be that the insane amount of logic gates would have to propagate through every cycle which happens stupid fast on modern chips. Still possible to model it and do a timelapse.